Kybernetika

Valentin Chamrád

A fast floating-point square-rooting routine for the 8080/8085 microprocessors

Kybernetika, Vol. 19 (1983), No. 4, 335--344

Persistent URL: http://dml.cz/dmlcz/125096

Terms of use:

© Institute of Information Theory and Automation AS CR, 1983

Institute of Mathematics of the Academy of Sciences of the Czech Republic provides access to digitized documents strictly for personal use. Each copy of any part of this document must contain these *Terms of use*.



This paper has been digitized, optimized for electronic delivery and stamped with digital signature within the project *DML-CZ*: The Czech Digital Mathematics Library http://project.dml.cz

A FAST FLOATING-POINT SQUARE-ROOTING ROUTINE FOR THE 8080/8085 MICROPROCESSORS

VALENTIN CHAMRÁD

A speed-oriented implementation of the Newton-Raphson algorithm is described, reducing the worst-case execution time to the level of standard floating-point multiplication and thus supporting a wider use of square-root filters in microprocessor-based self-tuning controllers.

1. INTRODUCTION

Square-root is a function for which numerous numerical methods have been developed. In most math packages for microprocessors, simple iterative methods have been used, as no special demands for speed — nor even for accuracy in some cases — are expected: e.g. in [1] and [2] the execution time of square-rooting is approx. 2-5 times longer than that of multiplication, and in [3] a quintuple error limit compared with other operations is accepted. Some floating-point packages do not support this function at all leaving its evaluation to user defined programs (e.g. [4]).

In the floating-point subroutine package for the Intel 8080/8085 microprocessors [6] developed in the Institute of Information Theory and Automation in Prague, the speed of operation has been strongly emphasized; and as a frequent use in software for self-tuning controllers with square-root filters has been expected, there was a special demand for a fast square-rooting subroutine with the same accuracy (±1 LSB¹) as with all the other operations. It took a considerable effort to match this condition, and every promising method of accelerating the calculation was tested — even empirical or intuitive; special testing programs were developed for this purpose, checking the real deviation of the square-root returned by the subroutine under test for all the 32 k significantly different input values and printing those values yielding results with an error exceeding a preset limit of 0·5, 0·75 or 1 LSB only.

¹ The abbreviations MS and LS will be used for most significant and least significant respectively in this paper; in connection with them, B will be reserved for bit, while byte will not be abbreviated.

2. NUMBER FORMAT

The first important step to improve the performance of a floating-point subroutine is to realize some special properties of the number format used; in our case, this is defined for every representable number as

(1)
$$x = a \cdot 2^b, \quad 0.5 \le |a| < 1$$

where a (mantissa) is a 16 bit FRACTION number in two's complement form, and b (exponent) is a 7 bit INTEGER in the "excess-64" code, i.e. with an added offset of 64 to avoid negative values, so that the real value stored in the exponent byte is

(1a)
$$b' = b + 64, \quad 0 \le b' \le 127$$

which enables us to use the MSB for overflow/underflow detection. As explained in [6], the precision of 0.003% and the range of representable numbers approx. $\pm 3 \cdot 10^{-19}$ to $\pm 10^{+19}$ proved to be quite sufficient for most engineering applications; on the other hand, the achievable execution speed of arithmetic subroutines is much higher compared to longer formats due to the possibility of using register instructions only for most operations.

With respect to square-rooting, the first important thing to realize is that we deal with a *product* of two numbers, the second of them being a power of two; the operation thus can be simplified by a conversion — may be fictive only — to an unnormalized format with the next higher even exponent, which can be square-rooted by an integer division by 2. If we denote the input operand x and the result y, then

$$(2) b_{y} = INT \left[\frac{1}{2} (b_{x} + 1) \right]$$

where INT denotes integer part of the expression in square brackets. In the format used, the result exponent will be computed as

(2a)
$$b'_{y} = INT \left[\frac{1}{2} (b'_{x} + 65) \right]$$

Division by the shift right (RAR) instruction yields the Carry bit (LSB of the sum in parentheses) representing the directive for denormalizing the mantissa; we shall see later that a different treatment of mantissa instead of real denormalization will be more useful. A simple analysis of the limit values of b_y' shows that neither overflow nor underflow can occur; no final testing of exponent will therefore be needed.

3. THE ALGORITHM AND ITS CODING

The square-rooting algorithm proper will then operate on numbers in the range

$$0.25 \le a_x < 1$$

only; the results shall lie within the range of

$$(4) 0.5 \le a_{\nu} < 1$$

and that means that they will be automatically normalized; consequently, no final normalization will be needed.

Halving of the result range, together with the same resolution of 15 bits for both the input and result values and with the nonlinearity of the function, causes that we shall get the same results for two or even three adjacent input values, which should not be considered erroneous.

For square-rooting of mantissa, we have adopted the Newton-Raphson iteration formula, used in [2] and [3] as well, which in the *i*th iteration computes the new approximation y_{i+1} as

(5)
$$y_{i+1} = \frac{1}{2} \left(y_i + \frac{x}{y_i} \right)$$

i.e. as the mean value of the old approximation y_i and the quotient of the input value and the old approximation. For the known deviation of the *i*th approximation

$$\Delta y_i = y - y_i$$

where y is the correct value of the square root, the deviation of the next step can be estimated as

(7)
$$\Delta y_{i+1} = \frac{(\Delta y_i)^2}{2(y - \Delta y_i)}$$

As a rule, in conventional computers the iteration cycle starts for simplicity with $y_0 = x$, and the iteration process is stopped when the difference between two successive values of y_i is lower than the accuracy required. A similar method — used in our testing programs — determines the accuracy of the estimate using the difference between y_i and the quotient computed when evaluating formula (5); using (6), this difference d_i equals

(8)
$$d_i = y_i - \frac{x}{y_i} = y + \Delta y_i - \left(\frac{x}{y + \Delta y_i} + \Delta q_i\right)$$

where Δq_i is the truncation error of the quotient. For $\Delta y_i \ll y_i$ we can approximate

(8a)
$$d_i = \frac{\Delta y_i(2y + \Delta y_i) - \Delta q_i(y + \Delta y_i)}{y + \Delta y_i} \doteq 2 \Delta y_i - \Delta q_i$$

and if we assume Δq_t to be small enough (which is satisfied by extended precision in our test programs), we can take

(8b)
$$\Delta y_i = \frac{1}{2} d_i$$

Note that the last but one approximation is tested here, so that an accuracy exceeding the precision of the format used can theoretically be achieved with the final result.

The possibilities of reducing the overall execution time of this iterative process comprise both reducing the execution time of a single iteration cycle and reducing the total number of iterations. For the latter way, the only means of reduction is a better original estimate, which could be constructed simply enough. Practically the choice is limited to a linear function, as any more complicated function (e.g. polynomial) would consume more time than another iteration cycle. Let us remind that this estimate should be constructed using a still normalized mantissa and the Carry bit representing an even or odd exponent; in other words, the Carry bit tells us whether the mantissa belongs to the "lower octave" of operands described by

(9)
$$Carry = 0$$
, $0.25 \le x_L < 0.5$, $x_L = 0.5a_L$

or to the "higher octave" with

(10)
$$Carry = 1$$
, $0.5 \le x_H < 1$, $x_H = a_H$

We found advantageous to choose different estimates for each octave: in fact, we used the results of the first iteration, taking the known correct values in the end points of interval (3) as primitive estimates, but we used a direct method to construct them.

For the upper octave, we used $y_{0H} = x_H$ (correct for x = 1), and from (5) and (10) we obtained

(11)
$$y_{1H} = \frac{1}{2} \left(x_H + \frac{x_H}{x_H} \right) = 0.5 a_H + 0.5$$

Similarly, we used $y_{0L} = 2x_L$ (correct for x = 0.25) for the lower octave and obtained from (5) and (9)

(12)
$$y_{1L} = \frac{1}{2} \left(2x_L + \frac{x_L}{2x_L} \right) = 0.5a_L + 0.25$$

Equations (11) and (12) can be interpreted geometrically as equations of tangents touching the square root curve in the end points of the interval (3). Thus we get an approximation by a broken line (Fig. 1) with a maximum deviation in the breaking point between both octaves

$$\Delta_{1 \text{max}} = 0.75 - \sqrt{(0.5)} = 0.0428$$

i.e. approx. 6.1% of the correct value.

The construction of the estimate is extremely simple, as the additive constant only depends on the value of the *Carry* bit after the calculation of result exponent; a simple logic function has been adopted for the realisation (see the listing at the end, lines 27 through 35).

An advantageous side effect of this estimate is that it always holds

$$y_{1L} \le a_L \quad \text{and} \quad y_{1H} > a_H$$

so that the information on the real exponent (or "octave affiliation") of the input operand need not be stored for the calculation of the iteration formula (see later).




Fig. 1. Square root and its approximations.

For this approximation, we can estimate the maximum error after first iteration cycle using (7) as

$$\Delta_{2 \text{max}} \doteq 0.0014 \approx 0.2\%$$

and after the second cycle

$$\Delta_{3 \text{max}} \doteq 0.0000013 \approx 0.0002\%$$

which exceeds already the precision of our floating-point format; a constant number of two iteration cycles is fully acceptable and helps to reduce the execution time of each cycle by omitting the test for the accuracy of the result. From this point of view, the choice of a better first estimate can be considered useless, as even the best linear approximation — by an intersecting line with symmetrical deviations — might reduce the max. error Δ_1 to appr. 1.5% only, which would yield an accuracy of 0.012% after the first iteration cycle, and consequently would not enable any further reduction of the number of iterations; the construction of any nonlinear approximation would evidently consume more time than one iteration cycle saved.

By this important modification we entered the second group of methods, i.e. reducing the execution time of a single iteration cycle, with our next attention concentrated on the division in (5) as the most time-consuming operation. However queer it

may sound, the most important decision was *not* to handle the iterations as a loop and *not* to use standard division subroutines, and to reduce instead the precision of computing according to the expected accuracy in the respective iteration cycle. In the first cycle, 10 bits are sufficient for the accuracy calculated above, and — on conditions given later — even 8 bits (with the precision of 0·4%) will maintain the accuracy of 0·0016% in the next iteration, which still exceeds almost twice the accuracy needed for the final result. A special division routine was therefore adopted for the first division: the MS bytes only enter the operation, the LS byte of dividend being replaced by its MSB followed by the mean of all possible values of the remainder (i.e. 07FH); in the program, this is realized by shifting in trailing ones into the remainder instead of zeros except of the first cycle. Full 8 bits are calculated and shifted right before addition of the first estimate.

For both divisions, due to (13) the end-of-loop is tested for the normalized format of result only, i.e. one left shift of dividend is added if the starting value of divisor is greater; as explained before, this can — and always will — occur with the upper octave operands only. This simplification requires an added precaution for the first iteration: as the difference may not appear in the MS bytes, a test for zero result of the first subtraction is unavoidable, causing a skip of the whole first iteration if true. In this case, the argument lies very close to 0.25 or 1 (within 2⁻⁶), and the corresponding error of the first estimate is less than 0.05%, so that one iteration is fully sufficient.

For the second iteration, the kernel of the standard division subroutine only was adopted, thus enabling to omit all the unnecessary parts (such as testing of signs and zero values of operands, exponent operations etc.); two calls to the internal division loop FTDSR of the FTAR.LIB package (appended to the program listing for reference) reduce the extra memory requirement to an acceptable extent. This enabled us a different testing of operands to be incorporated; with the second division, the equivalence of operands means that the estimate is correct, and even the second iteration is skipped.

The final result of the second iteration is rounded using the shifted-out bit of the final division by two. This is important not only to maintain the accuracy (the limits of ± 1 LSB would be met even with mere truncation), but to ensure the stability of a test loop invoking square root and square in turn: due to the not unique assignment of values mentioned above, the loop will reach a stable pair of values not later than in the second repetition, while with the final truncation it would produce a sequence of continuously decreasing values. An analysis of this type of numerical instability exceeds the scope of this paper.

The flow diagram of the subroutine described here is given in Fig. 2 and the complete listing of the program in Fig. 3.

4. COMPARISON WITH OTHER METHODS

The effect of matching the algorithm, its coding and the instruction set of the given microprocessor can be demonstrated by comparison of the worst-case execution times and memory requirements of four types of programs:

a) A user program created by mechanical coding of the Newton-Raphson formula, using standard floating-point arithmetic subroutines, the primitive initial estimate $y_0 = x$ and the condition $y_{i+1} = y_i$ for end of iteration, would need 42 bytes of memory and execute in 1.8 ms per iteration², i.e. in 6 to 650 ms approx. depending on the size of input numbers.




Fig. 2. Flow diagram for square root.

² 2 MHz clock frequency assumed in all compared cases.

```
LOC OBJ
                         LINE
                                           SOURCE STATEMENT
                              7; THIS SUBROUTINE ACCEPTS THREE-BYTE F-P INPUT OFERANDS
3; IN D-E-B (ENTRY FISRX) OR H-L-A (ENTRY FISRY) REGISTERS,
4; RETURNS SQUARE ROOT IN D-E-B REGISTERS; MAX.ERROR ( 1 LSB,
5; HAXIMUM (WORST CASE) EXECUTING TIME 1479 CLOCK PERIODS.
                              6 7; VALENTIN CHAMRAD, MICROELECTRONIC SYSTEMS DEPT.,
                              8 ; INSTITUTE OF INFORMATION AND AUTOMATION THEORY, 9 ; CZECHOSŁOVAK ACADEMY OF SCIENCE, PRAGUE, CZECHOSŁOVAKIA
                             10
                            11
                                                         FISRT
                             13
                                             CSEG
                                             PUBLIC
                                                       FTSRX,FTSRY
                             14
15
                                             EXTRN
                                                         FTECH
                             16
17 FTSRY:
                                                                     ; ENTRY FOR INPUT OF IN H-L-A REGS
0000 47
0001 EB
0002 AF
                             18
                                              XCHG
                             19 FTSRX:
                                                                      FENTRY FOR INPUT OF IN D-E-B REGS
                                              XRA
                                                                       SET FLAGS ACCORDING TO INPUT OF
BRANCH FOR NEGATIVE OPERANDS
 0003 B2
                             20
                                              ORA
                                                         FISNH
0004 FA7200
                             21
                                              JΜ
 0007 C8
                             22
23
                                              RZ
                                                                      FEXIT FOR ZERO OPERAND
                                             MOV
                                                         A.B
0008 78
                             24
25
26
                                                                     ; ADD BIAS TO EXPONENT
; DIVIDE BY 2, LSB TO CARRY
; STORE RESULT EXPONENT ON STACK
0009 C641
                                              ADI
                                                          41H
000B 1F
000C F5
                                              RAR
                                              PUSH
                                                         PS₩
0001 9F
000E EE40
                             27
28
                                                          A
40H
                                                                       REPEAT CARRY IN ALL ACCU BITS
INVERT 6-TH BIT
                                              SRR
                                              XRI
                                                                      CLEAR ALL LOWER BITS
ADD HI BYTE OF INPUT OPERAND
                             29
30
 0010 E600
                                              ANI
                                                          осон
0012 82
0013 1F
                                              ADB
                                                          D
                             31
                                                                      F DIVIDE BY 2 AND
F HOVE FIRST ESTIMATE TO B-C REGS
0014 47
0015 7B
                             32
33
                                                          B.A
                                              MUA
                                              MOV
                                                          A,E
 0016 1F
0017 4F
                             34
35
                                              DAR
                                              MOV
                                                          C+A
 0018 7A
                             36
                                              YOM
                                                          A \circ D
                                                                      ; SUBTRACT HI BYTES OF
 0019 90
001A FA2300
                                                                      ; INPUT OPERAND AND ESTIMATE
                             37
                                              SHE
                                                          Ŀ
                                                                        SKIP 2 LINES IF RESULT NEGATIVE
SKIP FIRST ITERATION IF ZERO
GO TO FIRST ITERATION IF POSITIVE
                                                          и+9
и
                             38
                             39
40
 001D CA3E00
                     C
                                              JZ
                                                          FTSR2
                                              JMF
 0020 C32800
                                                          ×+8
 0023 7B
                             41
                                              MOV
                                                          A,E
                                                                      ; SHIFT INPUT OPERAND LEFT
                             42
                                              RAL
 0024 17
 0025 7A
                             43
                                              MOV
                                                          ArB
 0026 17
0027 90
                             44
45
                                              RAL
                                                          B ; AND REPEAT SUBTRACTION OF HI BYTES
H;OF802H; INITIALIZE RESULT REGISTERS
; FIRST DIVISION LOOP:SHIFT REMAINDER
                                              SUB
 0028 2102F8
                             46
                                              IXT
                             47 FTSR1:
                                              RAL
 002B 17
                                                                      TRY IF SUBTRACTION POSSIBLE
SKIP NEXT 2 INSTRUCTIONS IF NOT
SET RESULT BIT
 002C B8
                              48
                                              CMP
                                                          ×+5
 002D FA3200
                      С
                             49
50
                                              JM
 0030 23
                                              INX
                                                          Н
                             51
52
53
 0031 90
0032 29
                                                                      ; SUBTRACT ESTIMATE
                                              SHR
                                                          B
                                                                      ; SHIFT RESULT, TEST BIT TO CARRY
; SHIFT RESULT, TEST BIT TO CARRY
; TEST FOR END OF LOOP
; RESULT TO A
                                              DAD
 0033 DA2R00
                                              JC
                                                          FTSR1
                                              MOV
                             54
55
 0036 7D
                                                          A.L
 0037 OF
                                                                      ; SHIFT BACK
                                                                      # ADD FIRST ESTIMATE
                             56
                                                          B
 0038 80
                                              ARB
 0039 1F
                             57
                                                                      ; SHIFT TO DIVIDE BY 2 AND
 003A 47
                             58
                                              MOV
                                                          R.A
                                                                      ; REPLACE FIRST ESTIMATE BY THE ; RESULT OF FIRST ITERATION
                             59
                                              HOV
 003B 79
                                                          A.C
 003C 1F
```

Fig. 3a. Program listing for square root.

LOC	OBA		LINE	SOURCE	STATEMENT		
	0 4F		61	MOV	CrA		
	E EB		62 FTSR2:	XCHG		ž	MOVE INPUT OP TO H-L
	F AF		63	XRA	A		
	91		64	SUR	C		
	1 5F		65	YOM	E+A	÷	PREPARE [DE] := -[BC]
	2 9F		66	SBB	A		
	3 90		67	SUB	P		
	4 57		68	MOV	D,A		
	5 19		69	DAD	It		SUBTRACT 2-ND ESTIMATE FROM IN.OP
	5 D25300	С	70	JMC	FTSR3	ï	BRANCH IF RESULT NEGATIVE
	7 7C		71	หอบ	A+H		
	1 B5		72	URA	L.		
	3 C25600	C	73	JNZ	FTSR4		GO TO SECOND DIVISION IF POSITIVE
	09		74	DAD	В		RESTORE ESTIMATE IF CORRECT,
	ER	_	75	XCHG			MOVE TO D-E
	0.36000	C	76	JMP	FTSR5		AND GO TO FINAL FLAG SETTING
0053			77 FTSR3:	DAD	В		RESTORE INPUT OPERAND
0054			78	DAD	H		SHIFT LEFT
0055			79	DAD	В		REPEAT SUBTRACTION OF ESTIMATE
	3E05		80 FTSR4:	MVI	A : 05H		INITIALIZE RESULT REGISTER
	CD7E00	C	81	CALL	FTDSR		FIRST PART OF SECOND DIVISION
0051			82	PUSH	₽S₩		PUSH FIRST BYTE OF RESULT ON STACK
	3E01		83	MVI	A,01H		INITIALIZE RESULT REGISTER
	CD7E00	C	84	CALL	FTDSR		SECOND PART OF SECOND DIVISION
0061			85	POP	н.		POP FIRST BYTE OF RESULT
0062			86	MOV	LrA		APPEND SECOND BYTE FROM ACCUMULATOR
0063			87	DAD	В	7	ADD SECOND ESTIMATE
0064			38	MOV	A,H		SUPER STOLE TO STUTE BY A 405
0066			89 90	RAR	ъ.		SHIFT RIGHT TO DIVIDE BY 2 AND
0067			91	VON	B + A	,	MOVE THIRD ESTIMATE TO D-E
0069			92 92	MOV	ArL		
	CEOO		72 93	RAR ACI	0		AND SHIFTED OUT BIT TO ROUND
0067			94	MOV	E,A	,	HYD SHIFTED OUT BIT TO KOOKD
	3E00		95 FTSR5:	MVI	A 5 O		
006E			96	ABC	II.	:	ADD CARRY FROM LO BYTE AND SET
006F			97	MOV	D,A		FLAGS ACCORDING TO FINAL RESULT
0070			98	POP	B.		POP RESULT EXPONENT FROM STACK
0071			99	RET	D	,	TOT RESULT EN ORENT TROTT STREET
0071	0,		100	1442 (
0072	3E42		101 FTSNH:	MVI	A+42H	:	ERROR CODE FOR NEG.INPUT OPERANDS
	(:D0000	Ε	102	CALL	FTECH		INVOKE USER DEFINED ERROR HANDLER
0077		-	103 FTSUR:	XRA	A		SET DEFAULT RESULT ZERO AND
0078			104	MOV	B,A		CORRESPONDING FLAGS
0079			105	MOV	D.A	•	CONNECTION TENDO
007A			106	MOV	E + A		
007B			107	RET	2711		
			108				
				al brut	STON LOOP	ΩE	F FTDIV SUBROUTINE INVOKED ABOVE :
			110				
0070	17		111 FTD1:	RAL		ţ	SHIFT IN RESULT BIT FROM CARRY
007D			112	RC			TEST FOR END OF DIVISION LOOP
007E			113 FTDSR:	DAD	Н	;	
007F	19		114	DAD	B	;	SUBTRACT DIVISOR
0080	BA7C00	C	115	JC	FTD1	÷.	BRANCH IF RESULT POSITIVE OR ZERO
0083			116	DAD	В		RESTORE DIVIDEND IF RESULT NEGATIVE
0084	87		117	ADD	Α		SHIFT RESULT LEFT ADDING ZERO LSB
0085	D27E00	C	118	JNC	FTDSR	ş	TEST FOR END OF DIVISION LOOP
0088	C9		119	RET			

Fig. 3b. Program listing for square root (cont'd).

- b) The same program, but with a better initial estimate (halving the exponent) and testing the difference (8) for end of loop would need appr. 60 bytes and execute in appr. 5 ms.
- c) A BASIC-oriented subroutine published in [2], using separate treatment of exponent and mantissa, with the same initial estimate and fixed number of iterations as described above, but standard arithmetic subroutines for mantissa operations, needs 68 bytes and executes in 4099 clock periods, i.e. slightly more than 2 ms.
- d) The subroutine described here needs 117 bytes (FTDSR not included) and executes in 1479 clock periods, i.e. 0.74 ms, which is 8.5% only more than needed for the speed-oriented multiplication subroutine described in [6], and even 14% less than for a standard multiplication (such as that described in [2] with a maximum of 0.861 ms).

5. CONCLUSION

This subroutine seems to be attractive for use in self-tuning controllers with square-root filters, because its execution time lies near the geometric average and thus fills the gap between that of the standard software solution and of a peripheral hardware unit (such as iSBC 310 with 0.205 ms), the price of which is much higher than that of the necessary extension of memory and seems to be unaffordable for usual controller applications.

(Received September 27, 1982.)

REFERENCES

- S. N. Cope: Floating-point arithmetic routines and macros for an Intel 8080 microprocessor. Oxford University Engineering Laboratory Report No. 1123/75.
- [2] D. W. Clarke, S. N. Cope and P. J. Gawthrop: Feasibility study of the application of microprocessors to self-tuning controllers. O.U.E.L. Report No. 1137/75.
- [3] KIMath Subroutines Programming Manual (KIM Mathematics Subroutines). MCDS Microcomputer Datensysteme GmbH, Darmstadt 1977.
- [4] C. B. Falconer: Falconer floating point arithmetic. Dr. Dobb's Journal of Computer Calisthenics & Orthodontia, Vol. 4, No. 33, 4-14 and No. 34, 16-25.
- [5] D. E. Knuth: The Art of Computer Programming II Seminumerical Algorithms. Addison-Wesley, Reading, Mass. 1971.
- [6] V. Chamrád: A speed-oriented floating-point subroutine package for the Intel 8080 microprocessors. In: Preprints SOCOCO '79, The 2nd IFAC/IFIP Symposium on Software for Computer Control, Vol. I., Prague 1979.

Ing. Valentin Chamrád, CSc., Ústav teorie informace a automatizace ČSAV (Institute of Information Theory and Automation — Czechoslovak Academy of Sciences), Pod vodárenskou věží 4, 182 08 Praha 8. Czechoslovakia.