[1] Phister M.: Logical Design of Digital Computers. J. Wiley and Sons, N.Y. 1958. MR 0093930 | Zbl 0090.10601

[2] Mealy G. H.: A Method for Synthesizing Sequential Circuits. Bell System Techn. J. 34 (Sept. 1955), 1045-1079. MR 0073450

[3] Paull M. C., Unger S. H.: Minimizing the Number of States in Incompletely Specified Sequential Switching Functions. IRE Trans., EC-8 (Sept. 1959), 3, 356-367.

[4] Grasselli A., Lucio F.: Method for Minimizing the Number of Internal States in Incompletely Specified Sequential Networks. IEEE Trans. EC-14 (June 1965), 3, 350-359.

[5] Глушков B. M.: Синтез цифровых автоматов. Физматгиз, Москва 1962. Zbl 1005.68507

[6] Васильева Н. П., Гашковец И. С.: Простейшие последовательностные элементы (триггеры) и реализация запоминающей части последовательстных функций на этих элемента. Автоматика и телемеханика XXV (1964), 6, 1004-1014. Zbl 1230.62001

[7] Haškovec J. Š., Pilz S.: Vereinfachte Verfahren zur Berechnung der Strukturgleichungen von Folgeschaltungen. Elektronische Informationsverarbeitung und Kybernetik 1 (1965), 2, 127-146.

[8] Haškovec J. Š.: A Contribution to the Problem of Sequential Function Realization by Given Logic Elements. Stroje na zpracování informací 10. Praha 1964, 69-76.

[9] Birkhoff G: Lattice Theory. Americ. Math. Soc. Colloquium Publ. 25, New York 1948. MR 0029876 | Zbl 0033.10103

[10] Hartmanis J.: Symbolic Analysis of a Decomposition of Information Processing Machines. Inf. and Control 3 (June 1960), 2, 154-178. MR 0112783 | Zbl 0209.31101

[11] Hartmanis J.: On the State Assignment Problem for Sequential Machines I. IRE Trans. EC-10 (June 1961), 2, 157-165. MR 0138528

[12] Hartmanis J.: Loop-Free Structure of Sequential Machines. Inf. and Control 5 (March 1962), 1,25-43. MR 0144794 | Zbl 0163.14304

[13] Curtis H. A.: Multiple Reduction of Variable Dependency of Sequential Machines. J. ACM 9 (July 1962), 3, 324-344. MR 0156492 | Zbl 0199.04005